*, A., and M. S. K M. “A Review of an Efficient 8-Bit Vedic Multiplier Using Reversible Logic”. IJRDO - Journal of Electrical And Electronics Engineering, Vol. 1, no. 5, May 2015, doi:10.53555/eee.v1i5.397.