*, Abhilasha, and Mr. Sudharshan K M. 2015. “A Review of an Efficient 8-Bit Vedic Multiplier Using Reversible Logic”. IJRDO - Journal of Electrical And Electronics Engineering 1 (5). https://doi.org/10.53555/eee.v1i5.397.