*, A.; K M, M. S. A Review of an Efficient 8-bit Vedic Multiplier using Reversible Logic. IJRDO - Journal of Electrical And Electronics Engineering, v. 1, n. 5, 31 May 2015.