*, A., & K M, M. S. (2015). A Review of an Efficient 8-bit Vedic Multiplier using Reversible Logic. IJRDO - Journal of Electrical And Electronics Engineering, 1(5). https://doi.org/10.53555/eee.v1i5.397